« Mixed verilog and vhdl compilation with VCS
Ignoring files in svn stat »

Changing OVM verbosity from command line

Methodologies helps in building the verification environment. But they sucks also.  A small mistake takes lots of time to figure out. If you are using OVM and stuck with debugging some wired error, you can increase the OVM verbosity level from the command line to see what exactly is happening inside the OVM macro’s and classes.  Pass the below switch with the command line options.

+OVM_VERBOSITY=600

or something like :

vsim +OVM_TESTNAME=mem_bitwalk_test +OVM_VERBOSITY=600 -do run.do -c mem_tb_top

Tags:

This entry was posted on Tuesday, March 31st, 2009 at 10:19 am and is filed under System Verilog. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

One Response to “Changing OVM verbosity from command line”

  1. JAY says:
    July 20, 2010 at 9:09 pm


    MedicamentSpot.com. Canadian Health&Care.No prescription online pharmacy.Special Internet Prices.Best quality drugs. No prescription drugs. Buy pills online…

    Buy:Zovirax.Mega Hoodia.Arimidex.Lumigan.100% Pure Okinawan Coral Calcium.Prednisolone.Zyban.Nexium.Accutane.Retin-A.Actos.Prevacid.Human Growth Hormone.Petcam (Metacam) Oral Suspension.Synthroid.Valtrex….

Leave a Reply